Limits...
Ultra-low-voltage CMOS-based current bleeding mixer with high LO-RF isolation.

Tan GH, Sidek RM, Ramiah H, Chong WK, Lioe de X - ScientificWorldJournal (2014)

Bottom Line: This journal presents an ultra-low-voltage current bleeding mixer with high LO-RF port-to-port isolation, implemented on 0.13 μm standard CMOS technology for ZigBee application.The mixer exhibits a conversion gain of 7.5 dB at the radio frequency (RF) of 2.4 GHz, an input third-order intercept point (IIP3) of 1 dBm, and a LO-RF isolation measured to 60 dB.The DC power consumption is 572 µW at supply voltage of 0.45 V, while consuming a chip area of 0.97 × 0.88 mm(2).

View Article: PubMed Central - PubMed

Affiliation: Department of Electrical and Electronic Engineering, Universiti Putra Malaysia, 43400 Serdang, Malaysia ; Department of Electrical and Electronic Engineering, Segi University, 47810 Petaling Jaya, Selangor, Malaysia.

ABSTRACT
This journal presents an ultra-low-voltage current bleeding mixer with high LO-RF port-to-port isolation, implemented on 0.13 μm standard CMOS technology for ZigBee application. The architecture compliments a modified current bleeding topology, consisting of NMOS-based current bleeding transistor, PMOS-based switching stage, and integrated inductors achieving low-voltage operation and high LO-RF isolation. The mixer exhibits a conversion gain of 7.5 dB at the radio frequency (RF) of 2.4 GHz, an input third-order intercept point (IIP3) of 1 dBm, and a LO-RF isolation measured to 60 dB. The DC power consumption is 572 µW at supply voltage of 0.45 V, while consuming a chip area of 0.97 × 0.88 mm(2).

Show MeSH

Related in: MedlinePlus

Conventional current bleeding mixer.
© Copyright Policy - open-access
Related In: Results  -  Collection


getmorefigures.php?uid=PMC4150493&req=5

fig1: Conventional current bleeding mixer.

Mentions: Previous design: Figure 1 shows the conventional CMOS current bleeding mixer that integrates a combination of PMOS-based current bleeding stage and NMOS-based local oscillator, LO switching stage [5].


Ultra-low-voltage CMOS-based current bleeding mixer with high LO-RF isolation.

Tan GH, Sidek RM, Ramiah H, Chong WK, Lioe de X - ScientificWorldJournal (2014)

Conventional current bleeding mixer.
© Copyright Policy - open-access
Related In: Results  -  Collection

Show All Figures
getmorefigures.php?uid=PMC4150493&req=5

fig1: Conventional current bleeding mixer.
Mentions: Previous design: Figure 1 shows the conventional CMOS current bleeding mixer that integrates a combination of PMOS-based current bleeding stage and NMOS-based local oscillator, LO switching stage [5].

Bottom Line: This journal presents an ultra-low-voltage current bleeding mixer with high LO-RF port-to-port isolation, implemented on 0.13 μm standard CMOS technology for ZigBee application.The mixer exhibits a conversion gain of 7.5 dB at the radio frequency (RF) of 2.4 GHz, an input third-order intercept point (IIP3) of 1 dBm, and a LO-RF isolation measured to 60 dB.The DC power consumption is 572 µW at supply voltage of 0.45 V, while consuming a chip area of 0.97 × 0.88 mm(2).

View Article: PubMed Central - PubMed

Affiliation: Department of Electrical and Electronic Engineering, Universiti Putra Malaysia, 43400 Serdang, Malaysia ; Department of Electrical and Electronic Engineering, Segi University, 47810 Petaling Jaya, Selangor, Malaysia.

ABSTRACT
This journal presents an ultra-low-voltage current bleeding mixer with high LO-RF port-to-port isolation, implemented on 0.13 μm standard CMOS technology for ZigBee application. The architecture compliments a modified current bleeding topology, consisting of NMOS-based current bleeding transistor, PMOS-based switching stage, and integrated inductors achieving low-voltage operation and high LO-RF isolation. The mixer exhibits a conversion gain of 7.5 dB at the radio frequency (RF) of 2.4 GHz, an input third-order intercept point (IIP3) of 1 dBm, and a LO-RF isolation measured to 60 dB. The DC power consumption is 572 µW at supply voltage of 0.45 V, while consuming a chip area of 0.97 × 0.88 mm(2).

Show MeSH
Related in: MedlinePlus